

**WHAT IS CLAIMED IS:**

1. For use in a wide-issue pipelined processor, a mechanism for reducing pipeline stalls between nested calls, comprising:

a program counter (PC) generator that generates return PC values for call instructions in a pipeline of said processor; and

return PC storage, coupled to said PC generator and located in an execution core of said processor, that stores said return PC values and makes ones of said return PC values available to a PC of said processor upon execution of corresponding return instructions.

2. The mechanism as recited in Claim 1 wherein said PC generator is associated with an instruction issue unit of said processor.

3. The mechanism as recited in Claim 1 wherein said PC generator generates each of said return PC values in a single clock cycle.

4. The mechanism as recited in Claim 1 wherein a return PC queue of said return PC storage has at least as many slots as a number of call instructions a fetch/decode stage of said pipeline can decode prior to grouping.

5. The mechanism as recited in Claim 1 wherein said return  
2 PC values move through registers of said return PC storage as  
3 corresponding ones of said return instructions move through stages  
4 in said pipeline.

6. The mechanism as recited in Claim 1 wherein said return  
2 PC storage makes said ones of said return PC values available to a  
3 PC of said processor as said corresponding return instructions are  
4 in an execution stage of said pipeline.

7. The mechanism as recited in Claim 1 wherein said call  
2 instruction is executed in a fetch/decode stage of said pipeline.

8. The mechanism as recited in Claim 1 wherein said  
2 processor is a digital signal processor.

9. For use in a wide-issue pipelined processor, a method of  
2 reducing pipeline stalls between nested calls, comprising:

3 generating return PC values for call instructions in a  
4 pipeline of said processor;

5 storing said return PC values in return PC storage located in  
6 an execution core of said processor; and

7 making ones of said return PC values available to a PC of said  
8 processor upon execution of corresponding return instructions.

10. The method as recited in Claim 9 wherein said generating  
is carried out in an instruction issue unit of said processor.

11. The method as recited in Claim 9 wherein said generating  
comprises generating each of said return PC values in a single  
clock cycle.

12. The method as recited in Claim 9 wherein a return PC  
queue of said return PC storage has at least as many slots as a  
number of call instructions a fetch/decode stage of said pipeline  
can decode prior to grouping.

13. The method as recited in Claim 9 further comprising  
moving said return PC values through registers of said return PC  
storage as corresponding ones of said return instructions move

4 through stages in said pipeline.

14. The method as recited in Claim 9 wherein said return PC  
2 storage makes said ones of said return PC values available to a PC  
3 of said processor as said corresponding return instructions are in  
4 an execution stage of said pipeline.

15. The method as recited in Claim 9 further comprising  
2 executing said call instruction in a fetch/decode stage of said  
3 pipeline.

16. The method as recited in Claim 9 wherein said processor  
2 is a digital signal processor.

17. A digital signal processor, comprising:

a pipeline having stages capable of executing call instructions;

a wide-issue instruction issue unit;

a program counter (PC) generator that generates return PC values for call instructions in a pipeline of said processor; and

return PC storage, coupled to said PC generator and located in an execution core of said processor, that stores said return PC values and makes ones of said return PC values available to a PC of said processor upon execution of corresponding return instructions.

18. The DSP as recited in Claim 17 wherein said PC generator is associated with an instruction issue unit of said DSP.

19. The DSP as recited in Claim 17 wherein said PC generator generates each of said return PC values in a single clock cycle.

20. The DSP as recited in Claim 17 wherein a return PC queue of said return PC storage has at least as many slots as a number of call instructions a fetch/decode stage of said pipeline can decode prior to grouping.

21. The DSP as recited in Claim 17 wherein said return PC values move through registers of said return PC storage as

3 corresponding ones of said return instructions move through stages  
4 in said pipeline.

22. The DSP as recited in Claim 17 wherein said return PC  
2 storage makes said ones of said return PC values available to a PC  
3 of said DSP as said corresponding return instructions are in an  
4 execution stage of said pipeline.

23. The DSP as recited in Claim 17 wherein said call  
2 instruction is executed in a fetch/decode stage of said pipeline.